Compressive stress impacts on reliabilities in both (100)-and (110)-orientated CMOSFETs were studied systematically. It was interesting to found that, longitudinal compressive stress helps to obtain better NBTI performance in both (100) and (110) pMOSFETs. Also, along with transverse compressive stress increasing in narrow pMOSFETs, better NBTI performance can also be obtained in (110) pMOSFETs, though NBTI degradations was observed in (100) pMOSFETs due to worse STI edges. Furthermore, together with SILC and TDDB characterizations, it is concluded that compressive stress can modulate dielectric/channel interface states and achieve better NBTI performances, while it weakly affects bulk dielectric properties. Underlying physical mechanisms are discussed.
X g while decreases in pMOSFETs. Measured V th , J g and µ eff are summarized in Table I for reference. Then, interface states were characterized by using charge-pumping (CP) method. Based on extracted W g dependence of I cp in Fig. 5 , it is found that, D it at (100) interface has large degradations as shrinking W g , which can be explained by larger contributions from worse STI edge [7] . However, D it at (110) interface has weak W g dependence due to originally worse Si/SiO 2 interface.
Next, reliability properties were characterized systematically. As shown in Fig. 6 , in (100) pMOSFETs, worse NBTI is observed in narrow channel devices, which agrees with worse D it (Fig.5) . However, NBTI is surprisingly improved in narrow (110) pMOSFETs. Opposite W g dependence on (100) and (110) pMOSFETs can be clearly distinguished in Fig. 7 . Then, NBTI are measured in devices of various X g . As longitudinal compressive stress increases with X g shrinking, better NBTI are observed in both (100) and (110) pMOSFETs (Fig. 8) , indicating that better NBTI originates from larger compressive stress. Stress induced leakage current (SILC) is characterized in devices of various designs to study stress effects on bulk dielectric properties, as shown in Fig. 9 , however, there is no obvious difference in all studied devices. Time dependent dielectric breakdown (TDDB) properties are measured in rectangular capacitors of 1um and 0.5um side length. Similarly, there is no difference in Weibull distributions (Fig. 10) . In summary, layout-induced stress results in improved NBTI but has weak effects on the quality of bulk dielectrics (Fig. 11) .
It deserves to be noted here, different from previous work [1] [2] [3] , there is no additional stress film in studied devices and proposed CESL stressing layer impacts in [3] can not explain observed better NBTI performance in this work. Nevertheless, since compressive stress from shrinking gate-to-STI distances previously existed before gate oxidation, it is believed that interface states creations during gate oxidation can be affected by initially existed surface stress states [8] . Also, according to two stage model in [9] , Si-Si at SiO 2 side should break before Si-H breaking. Thus, though initial states are almost identical, Si-H at stressed Si/SiO 2 interface is difficult to break due to stronger Si-Si bonding, and less Si-H breaking results in better NBTI performances.
Conclusions:
Systematical investigations were done for comprehensive understandings on layout-induced stress effects in CMOSFETs reliability. It is interesting to found that, in both (100) and (110) pMOSFETs, longitudinal compressive stress results in better NBTI. However, with stronger transverse compressive stress, better NBTI can be only obtained in (110) pMOSFETs, but NBTI degradations were observed in (100) pMOSFETs due to worse STI edge impacts. Also, layout induced stress has weak effects on SILC and TDDB performances. Suppressed Si-H breaking at compressively stressed interface is considered to explain observed phenomena. This work indicates that stress engineering, as both performance and reliability booster, is an important candidate for future CMOS technology. 
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Better NBTI Properties Fig.11 Summary of NBTI and TDDB characteristics modulations in MOSFETs of various designs, indicating that compressive stress is effective to improve interface properties. 
